


P21G

Rev : 3.0

1	Cover Page
2	Block Diagram
3	Clock Generator
4	Power (CPU Vcore)
5	Power (DC to DC)
6	CPU P4-775(FSB)
7	CPU P4-775(PWR, GND)
8	NB P4M800(CPU)
9	NB P4M800(MEM)
10	NB P4M800(AGP, V-Link)
11	DDR 1, 2
12	DDR Terminator
13	AGP
14	SB 8237(PCI, USB)
15	SB 8237(IDE, GPIO, AC-Link)
16	SB 8237(V-Link, MII)
17	Super IO(ITE8705F/FX,F/GX)
18	PCI 1, 2
19	PCI 3, CNR
20	USB, PS2, IDE
21	COM, LPT, VGA
22	AUDIO(ALC655), 6CH mute function
23	Front Panel
24	LAN PHY(VT6103L)
25	DDR VTT Power

L2:GND
L3:PWR


		W/S3	W/O S3
Page5	R264:4.7K-06	V	X
	R252:1K-06	V	X
	R251:1K-06	V	X
	Q37:2N3904	V	X
	Q38:2N7002	V	X
	Q11:SI2303S	V	X
	Q27:TM3055TL-S	V	X
	Q12:TM3055TL-S	V	X
	R56:10K-06	V	X
	R57:10K-06	V	X
	R58:4.7K-06	V	X
	Q10:2N3906	V	X
	Q32:20N03	V	X
	Q31:SI2301S	V	X
Page14 GPIO	Q30:2N3906	V	X
	R167:10K-06	V	X
	R168:10K-06	V	X
	RN30	X	V
	R68	X	V
	R69	X	V
	R149	X	V
	R147	X	V
	R175:4.7K-06	V	X
	R174:4.7K-06	X	V




	Impedance	PCB 2116
USB_DT0+/-	(45/90)	8/8/8(47/87) 8/5/8(47/80 allegro) 7.5/7.5/7.5(50/90 guide)
LAN RX+/- TX+/-	(50/100)	8/8/8(47/87) 8/12/8(47/91 guide)
S-ATA	(50/100)	20/6/8/6/20(56/103) 17/6/8/6/17(guide) group mismatch 20 mil.
R.G.B	(37.5)	50/10/10/10/10/10/50 12/?/12/?/12(guide) Put 75 ohm on CON

PCI Bus Resource			
PCI1	AD19	INTA,BCD	REQ0
PCI2	AD20	INTB,CDA	REQ1
PCI3	AD21	INTC,DAB	REQ2


22U/25DE	5*7 mm
100U/16DE	6.3*11 mm
220U/10DE	6.3*11 mm
470U/16DE	8*11 mm
1000U/10DE	8*14 mm
1500U/16DE	10*25 mm
3300U/25DE	10*25 mm




TO-263
B55QS03




TO-263
2SK3296




TO-252
20N03
TM3055TL-S
45N03
FDD6030L



SOT-23
2N7002
SI2303S
SI2301S



SOT-23
2N3904
2N3906
MMBT2907A



SOT-23
BAT54C
BAT54S



TO-92
LM431
78L05-D
LM432




TO-92
2N2222A
2N2097A



TO-92
HSD882-D

Elitegroup Computer Systems		
Block Diagram		
Title	Block Diagram	
Size	Document Number	Rev
Custom	P21G	3.0
Date:	Saturday, June 04, 2005	Sheet 2 of 25



Timing diagram for HCLK signals:


Signal	Period	High Level
HCLK CPU+ R369	2	51-1
HCLK CPU- R370	2	51-1
HCLK NB+ R372	2	51-1
HCLK NB- R373	2	51-1




	RJ4	RJ4
3)	4.7K(1-2)	0(2-3)
4)	0(2-3)	0(2-3)


Default

RJ4






(SOT-223)




(SOT-223)




D8*14mm


For AGP Power VDDQ
NEAR AGP SLOT



D8*14mm




(SOT-23)





D8*14mm

For VIA 8237SB Power VCC25




D8*14mm




(SOT-23)


S3 Function Del
R167 Pull -Hi





For VIA P4M800-NB VCC_DIMM Power 2.5V
& For VCC_DIMM Power 2.5V




Elitegroup Computer Systems			
Title Power (DC to DC)			
Size	Document Number	P21G	Rev 3.0
Cust			
Date:	Friday, July 01, 2005	Sheet 5	of 25




















(9,11) MD[0:63] >> MD[0:63]
(9,11) MAA[0:13] >> MAA[0:13]


(9,11) -DQM[0:7] >> -DQM[0:7]
(11) -DQS[0:7] >> -DQS[0:7]







Elitegroup Computer Systems			
Title			
AGP			
Size	Document Number	Rev	
Custom	P21G	3.0	
Date:	Saturday, June 04, 2005	Sheet	1 of 25







	1
--	---







Voltage Monitor





Elitegroup Computer Systems			
Super IO			
File	Document Number	Rev	
Size	Custom	P21G	
Date	Monday, June 06, 2005	Sheet	1 of 25






INT:A
IDSEL:AD19














INT:B
IDSEL:AD20








Elitegroup Computer Systems			
Title			
PCI 1, 2			
Size	Document Number	Rev	
Custom	P21G	3.0	
Date:	Monday, June 20, 2005	Sheet	8 of 25




Elitegroup Computer Systems			
Title			
PCI 3, CNR			
Size	Document Number	Rev	
Custom	P21G	3.0	
Date:	Friday, July 01, 2005	Sheet	1 of 25




Elitegroup Computer Systems			
Title			
USB, PS2, IDE			
Size	Document Number	Rev	
Custom	P21G	3.0	
Date:	Monday, June 06, 2005	Sheet	20 of 25







CD-IN





LINE_IN





LINE_OUT



MIC_IN







Top View











Elitegroup Computer Systems			
Title			
AUDIO(ALC655)			
Size	Document Number	Rev	
Custom	P21G	3.0	
Date:	Saturday, June 04, 2005	Sheet	22 of 25

	S0	S1	S3	S4,S5
PANEL1(4,2)	Green	G-blinking	Y-blinking	Dark
LPANEL1(3,5,7)	Green	G-blinking	G-blinking Yellow	Dark
LSJ1(1,2)	Dark	Dark Blinking	Light	Dark
SJ1(1,3)(2,3)	Light		Blinking	Dark
GLEDD1 GLEDD2	HIGH LOW	HIGH SWITCH	LOW SWITCH	HIGH HIGH



B to C(3/17)







*

	Standard(PCI)	Standard(LAN phy)
Link	Green(light) Yellow(dark)	Green(light) Yellow(dark)
Active	Green(light) Yellow(blink)	Green(light) Yellow(blink)




Offset 16(10h) Bit[5,6]=[0,1]

	LED0	LED1	LED2
00	Link/Act	Speed	Duplex
01	Pwr/TxAct	Link/RxAct	Speed
* 10	Speed100	Speed10	Act
11	Pwr/TxAct	Link/RxAct	Speed

Green(connector:LED0)
Yellow(connector:LED1)



WINBOARD-R2 RJ5 (2-3)



Near CPU & VIA PM800

To CPU VCC12

